Cirrus Logic CS42426 - Manual (Page 30)

30 DS604F2
CS42426
4.5.3 ADCIN1/ADCIN2 Serial Data Format
The two serial data lines which interface to the optional external ADCs, ADCIN1 and ADCIN2, support
only left-justified, 24-bit samples at 64Fs or 128Fs. This interface is not affected by any of the serial port
configuration register bit settings. These serial data lines are used when supporting One-Line Mode of
operation with external ADCs attached. If these signals are not being used, they should be tied together
and wired to GND via a pull-down resistor.
For proper operation, the CS42426 must be configured to select which SCLK/LRCK is being used to clock
the external ADCs. The EXT ADC SCLK bit in register
“Misc Control (address 05h)” on page 46 must be
set accordingly. Set this bit to ‘1’ if the external ADCs are wired using the DAC_SP clocks. If the ADCs
are wired to use the ADC_SP clocks, set this bit to ‘0’.
DAC_LRCK
ADC_LRCK
DAC_SCLK
ADC_SCLK
Left Channel Right Channel
ADCIN1/2 +3 +2 +1 +5 +4 -1 -2 -3 -4 -5 +3 +2 +1 +5 +4 -1 -2 -3 -4 MSB LSB MSB LSB
Figure 16. ADCIN1/ADCIN2 Serial Audio Format
Left-Justified Mode, Data Valid on Rising Edge of SCLK
Bits/Sample
SCLK Rate(s) Notes
24
64, 128 Fs Single-Speed Mode, Fs= 32, 44.1, 48 KHz
64 Fs Double-Speed Mode, Fs= 64, 88.2, 96 KHz
not supported Quad-Speed Mode, Fs= 176.4, 192 KHz