Dell PowerVault DX6104 - Manual (Page 3)

and fault behaviors
4x3.5" Backplane
SEP internal flash Integrated
Flash+EEPROM No Firmware + FRU
8x2.5" Backplane
SEP internal flash Integrated
Flash+EEPROM No Firmware + FRU
Item How is data input to this memory? How is this memory write protected?
Planer
PCH Internal CMOS RAM BIOS N/A – BIOS only control
BIOS SPI Flash SPI interface via iDRAC Software write protected
iDRAC SPI Flash SPI interface via iDRAC Embedded iDRAC subsystem firmware
actively controls sub area based write
protection as needed.
BMC EMMC NAND Flash interface via iDRAC Embedded FW write protected
CPU Vcore and VSA
Regulators Once values are loaded into register
space a cmd writes to nvm. There are passwords for different
sections of the register space
System CPLD RAM Not utilized Not accessible
System Memory System OS OS Control
Power Supplies
PSU FW Different vendors have different
utilities and tools to load the data
to memory. It can also be loaded by
Dell Update Package from LC or OS
(Windows and Linux) Protected by the embedded
microcontroller. Special keys are used
by special vendor provided utilities to
unlock the ROM with various CRC
checks during load.
4x3.5" Backplane
SEP internal flash I2C interface via iDRAC Program write protect bit
8x2.5" Backplane
SEP internal flash I2C interface via iDRAC Program write protect bit