Sdi clocked audio input ip core, Sdi audio clocked audio input parameters, Sdi clocked audio input ip core -6 – Altera SDI Audio IP Cores User Manual

Page 15: Sdi audio clocked audio input parameters -6

Advertising
background image

Description

Value

Parameter

Turn on to enable the logic to recover both a sample rate clock and a 64 ×
sample rate clock.

With HD-SDI inputs, the core generates the output by using the embedded
clock phase information.

With SD-SDI inputs, the core generates this output by using the counters
running on the 27-MHz video clock. This generation limits the SD-SDI
embedded audio to being synchronous to the video.

On or
Off

Include clock

Turn on to include the SDI Clocked Audio Input IP core.

When you turn on this parameter, the Avalon-ST interface signals appear
at the top level. Otherwise, the audio input signals appear at the top level.

On or
Off

Include Avalon-ST
interface

Turn on to include the Avalon-MM control interface.

When you turn on this parameter, the register interface signals appear at
the top level. Otherwise, the direct control interface signals appear at the
top level.

On or
Off

Include Avalon-MM
control interface

Related Information

SDI Audio Extract Signals

on page 4-5

SDI Clocked Audio Input IP Core

The Clocked Audio Input IP core converts clocked audio in AES formats to Avalon-ST audio.

For a typical AES input, for each channel, the clocked audio input function does the following operations:

• Creates a 192-bit validity word, user word and channel status word
• Presents the words as a control packet after the audio data packet

SDI Audio Clocked Audio Input Parameters

The following table lists the parameters for the SDI Clocked Audio Input IP cores.

Table 3-3: SDI Clocked Audio Input Parameters

Description

Value

Parameter

Defines the internal FIFO depth.

For example, a value of 3 means 2³ = 8.

3–10

FIFO size

Turn on to include the Avalon-MM control interface.

When you turn on this parameter, the register interface signals appear at
the top level. Otherwise, the direct control interface signals appear at the
top level.

On or
Off

Include Avalon-MM
control interface

SDI Audio IP Functional Description

Altera Corporation

Send Feedback

UG-SDI-AUD

SDI Clocked Audio Input IP Core

3-6

2014.06.30

Advertising