Altera Cyclone II EP2C35 PCI Development Board User Manual
Page 50
Advertising

4–16
Core Version 4.0.0
Altera Corporation
Cyclone II EP2C35 PCI Development Board Reference Manual
May 2005
Altera Daughter Card & Mictor Probe
PROTO1_IO25
J1.35
J4.20
K3
PROTO1_IO26
J1.36
J4.18
K2
PROTO1_IO27
J1.37
J4.16
K1
PROTO1_IO28
J1.39
J4.14
J4
PROTO1_IO29
J6.4
J4.12
J3
PROTO1_IO30
J6.5
J4.10
J2
PROTO1_IO31
J6.6
J4.8
J1
PROTO1_IO32
J6.7
J4.5
H4
PROTO1_IO33
J6.8
J4.6
H3
PROTO1_IO34
J6.9
–
H2
PROTO1_IO35
J6.10
–
H1
PROTO1_IO36
J6.11
–
K8
PROTO1_IO37
J6.12
–
K7
PROTO1_IO38
J6.13
–
K6
PROTO1_IO39
J6.14
–
K5
PROTO1_IO40
J6.3
–
H6
Table 4–14. Altera Daughter Card & Mictor Probe Pin Sharing (Part 2 of 2)
Signal
PROTO1
Pin
Mictor
Probe
Pin (J4)
Cyclone II Pin (U9)
Advertising
See also other documents in the category Altera Measuring instruments:
- MAX 10 JTAG (15 pages)
- MAX 10 Power (21 pages)
- Unique Chip ID (12 pages)
- Remote Update IP Core (43 pages)
- Device-Specific Power Delivery Network (28 pages)
- Device-Specific Power Delivery Network (32 pages)
- Hybrid Memory Cube Controller (69 pages)
- ALTDQ_DQS IP (117 pages)
- MAX 10 Embedded Memory (71 pages)
- MAX 10 Embedded Multipliers (37 pages)
- MAX 10 Clocking and PLL (86 pages)
- MAX 10 FPGA (26 pages)
- MAX 10 FPGA (56 pages)
- USB-Blaster II (22 pages)
- GPIO (22 pages)
- LVDS SERDES (27 pages)
- User Flash Memory (33 pages)
- ALTDQ_DQS2 (100 pages)
- Avalon Tri-State Conduit Components (18 pages)
- Cyclone V Avalon-MM (166 pages)
- Cyclone III FPGA Starter Kit (36 pages)
- Cyclone V Avalon-ST (248 pages)
- Stratix V Avalon-ST (286 pages)
- Stratix V Avalon-ST (293 pages)
- DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP (10 pages)
- Arria 10 Avalon-ST (275 pages)
- Avalon Verification IP Suite (224 pages)
- Avalon Verification IP Suite (178 pages)
- FFT MegaCore Function (50 pages)
- DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP (140 pages)
- Floating-Point (157 pages)
- Integer Arithmetic IP (157 pages)
- Embedded Peripherals IP (336 pages)
- JESD204B IP (158 pages)
- Low Latency Ethernet 10G MAC (109 pages)
- LVDS SERDES Transmitter / Receiver (72 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (3 pages)
- Nios II Embedded Evaluation Kit Cyclone III Edition (80 pages)
- IP Compiler for PCI Express (372 pages)
- Parallel Flash Loader IP (57 pages)
- Nios II C2H Compiler (138 pages)
- RAM-Based Shift Register (26 pages)
- RAM Initializer (36 pages)
- Phase-Locked Loop Reconfiguration IP Core (51 pages)
- DCFIFO (28 pages)