Applications information – Rainbow Electronics MAX5484 User Manual

Page 17

Advertising
background image

MAX5481–MAX5484

10-Bit, Nonvolatile, Linear-Taper Digital

Potentiometers

______________________________________________________________________________________

17

Standby Mode

The MAX5481–MAX5484 feature a low-power standby
mode. When the device is not being programmed, it
enters into standby mode and supply current drops to
0.5µA (typ).

Nonvolatile Memory

The internal EEPROM consists of a nonvolatile register
that retains the last value stored prior to power-down.
The nonvolatile register is programmed to midscale at
the factory. The nonvolatile memory is guaranteed for
50 years of wiper data retention and up to 200,000
wiper write cycles.

Power-Up

Upon power-up, the MAX5481–MAX5484 load the data
stored in the nonvolatile wiper register into the volatile
wiper register, updating the wiper position with the data
stored in the nonvolatile wiper register.

Applications Information

The MAX5481–MAX5484 are ideal for circuits requiring
digitally controlled adjustable resistance, such as LCD
contrast control (where voltage biasing adjusts the dis-
play contrast), or programmable filters with adjustable
gain and/or cutoff frequency.

Positive LCD Bias Control

Figures 9 and 10 show an application where a voltage-
divider or a variable resistor is used to make an
adjustable, positive LCD-bias voltage. The op amp pro-
vides buffering and gain to the voltage-divider network
made by the programmable voltage-divider (Figure 9) or
to a fixed resistor and a variable resistor (see Figure 10).

Programmable Gain and Offset Adjustment

Figure 11 shows an application where a voltage-divider
and a variable resistor are used to make a programma-
ble gain and offset adjustment.

CS

SCLK(

INC)

DIN(U/

D)

V

W

t

S

t

ID

t

DI

t

IH

t

IL

t

CYC

t

CI

t

IC

t

CPH

t

WSC

t

IK

WIPER POSITION
NOT STORED

WIPER POSITION
STORED

NOTES:
V

W

IS NOT A DIGITAL SIGNAL. IT REPRESENTS A WIPER TRANSITION.

SCLK(

INC) MUST BE AT LOGIC HIGH WHEN DIN(U/D) CHANGES STATE.

Figure 8. Up/Down Serial-Interface Timing Diagram (SPI/UD = 0)

Advertising