Table 9. configuration 3 (address: 0010), Table 10. pll configuration (address: 00, Max2769b universal gps receiver – Rainbow Electronics MAX2769B User Manual
Page 21
���������������������������������������������������������������� Maxim Integrated Products 21
MAX2769B
Universal GPS Receiver
Table 9. Configuration 3 (Address: 0010) (continued)
Table 10. PLL Configuration (Address: 0011)
DATA BIT
LOCATION
DEFAULT
VALUE
(PGM = 0)
DESCRIPTION
STRMSTART
10
0
The positive edge of this command enables data streaming to the output. It also enables
clock, data sync, and frame sync outputs.
STRMSTOP
9
0
The positive edge of this command disables data streaming to the output. It also
disables clock, data sync, and frame sync outputs.
RESERVED
8:6
111
—
STRMBITS
5:4
01
Number of bits streamed. D5:D4 = 00: reserved; 01: 1 MSB, 1 LSB; 10: reserved, Q
MSB; 11: 1 MSB, 1 LSB, Q MSB, Q LSB.
STAMPEN
3
1
The signal enables the insertion of the frame number at the beginning of each frame. If
disabled, only the ADC data is streamed to the output.
TIMESYNCEN
2
1
This signal enables the output of the time sync pulses at all times when streaming is
enabled by the STRMEN command. Otherwise, the time sync pulses are available only
when data streaming is active at the output, for example, in the time intervals bound by
the STRMSTART and STRMSTOP commands.
DATSYNCEN
1
0
This control signal enables the sync pulses at the DATASYNC output. Each pulse is
coincident with the beginning of the 16-bit data word that corresponds to a given output
bit.
STRMRST
0
0
This command resets all the counters irrespective of the timing within the
stream cycle.
DATA BIT
LOCATION
DEFAULT
VALUE
(PGM = 0)
DESCRIPTION
RESERVED
27
1
—
RESERVED
26
0
—
RESERVED
25
0
—
REFOUTEN
24
1
Clock buffer enable. Set 1 to enable the clock buffer or 0 to disable the clock buffer.
RESERVED
23
1
—
REFDIV
22:21
11
Clock output divider ratio. Set D22:D21 = 00: clock frequency = XTAL frequency x 2;
01: clock frequency = XTAL frequency/4; 10: clock frequency = XTAL frequency/2;
11: clock frequency = XTAL.
IXTAL
20:19
01
Current programming for XTAL oscillator/buffer. Set D20:D19 = 00: reserved; 01: buffer
normal current; 10: reserved; 11: oscillator high current.
RESERVED
18:14
10000
—
LDMUX
13:10
0000
PLL lock-detect enable.