AMD ATHLON 8 - Manual (Page 26)

14 Power Management Chapter 4
AMD Athlon™ XP Processor Model 8 Data Sheet 25175H—March 2003
Preliminary Information
Figure 4 shows STPCLK# assertion resulting in the processor in
t h e S t o p G ra n t s t a t e a n d t h e A M D A t h l o n s y s t e m b u s
disconnected.
Figure 4. AMD Athlon™ System Bus Disconnect Sequence in the Stop Grant State
An example of the AMD Athlon system bus disconnect
sequence is as follows:
1. The peripheral controller (Southbridge) asserts STPCLK#
to place the processor in the Stop Grant state.
2. When the processor recognizes STPCLK# asserted, it enters
the Stop Grant state and then issues a Stop Grant special
cycle.
3. When the special cycle is received by the Northbridge, it
deasserts CONNECT, assuming no probes are pending,
initiating a bus disconnect to the processor.
4. The processor responds to the Northbridge by deasserting
PROCRDY.
5. The Northbridge asserts CLKFWDRST to complete the bus
disconnect sequence.
6. After the processor is disconnected from the bus, the
processor enters a low-power state. The Northbridge passes
the Stop Grant special cycle along to the Southbridge.
Stop Grant
Stop Grant
STPCLK#
CONNECT
PROCRDY
CLKFWDRST
PCI Bus
AMD Athlon™
System Bus