Kontron COMe-cHL6 - Manual (Page 93)

COMe-cHL6 / BIOS Operation
SB PCI Express Config
Feature Options Description
PCIe Root Port Clock Gating Disabled
Enabled Enable or Disable PCI Express Clock Gating for each root
port
DMI Link ASPM Control Disabled
Enabled Controls Active State Power Management on both NB
side and SB side of the DMI Link
DMI Link Ext Synch Disabled
Enabled
Controls Extended Synch on SB side of the DMI Link
PCIe-USB Glitch W/A Disabled
Enabled PCIe-USB Glitch W/A for bad USB device(s) connected
behind PCIe/PEG Port
PCI ExpressCard 0
PCI ExpressCard 1 Port 1
Port 2
Port 3
Port 4
Port 5
Disabled
Controls PCIe Port for ExpressCard support
93