6 user-controllable timing signals, User-controllable timing signals, Figure 4-38: daq signals routing – ADLINK PXI-2208 User Manual
Page 89
Operation Theory
77
4.6 User-controllable Timing Signals
In order to meet the requirements for user-specific timing and
requirements for synchronizing multiple cards, the DAQ-/DAQe-/
PXI-2204/2205/2206/2208 card provides flexible user-controllable
timing signals to connect to external circuitry or additional cards.
The whole DAQ timing of the DAQ-/DAQe-/PXI-2204/2205/2206/
2208 card is composed of a bunch of counters and trigger signals
in the FPGA. These timing signals are related to the A/D, D/A con-
versions, and Timer/Counter applications. These timing signals
can be input to or output from the I/O connectors, SSI connector,
and the PXI bus. Therefore, the internal timing signals can be
used to control external devices or circuitry. Note that in other
models of DAQ-/DAQe-/PXI-2204/2205/2206/2208 card, the user-
controllable timing signals may vary. However, the SSI/PXI timing
signals remain the same for every DAQ-/DAQe-/PXI-2204/2205/
2206/2208 card.
We implemented signal multiplexers in the FPGA to individually
choose the desired timing signals for the DAQ operations, as
shown in the Figure 4-38.
Figure 4-38: DAQ signals routing