DS1339
17 of 18
Figure 10. TIMING DIAGRAM
Figure 11. POWER-UP/DOWN TIMING
OUTPUTS
V
CC
PF(max)
PF(min)
INPUTS
HIGH-Z
DON'T CARE
VALID
RECOGNIZED
t
VCCF
VCCR
REC