Isd5100 – series – Rainbow Electronics ISD5100 User Manual

Page 11

Advertising
background image

ISD5100 – SERIES

Publication Release Date: October, 2003

- 11 -

Revision 0.2

operation, voice from Mic inputs are fed to AUX OUT and transmitted to the phone line, while
message from other party is input from the AUX IN, then fed through to the speaker for listening.
The ISD5100 device has the flexibility for other applications, because the audio paths can be
configured differently, with each circuit block being powered-up or –down individually, according to the
applications requirement.

7.2.1. Internal Registers

The ISD5100 Series have multiple internal registers that are used to store the address information and
the configuration or set-up of the device. The two 16-bit configuration registers control the audio paths
through the device, the sample frequency, the various gains and attenuations, power up and down of
different sections, and the volume settings. These registers are discussed in detail in

section 7.3.5

.

7.2.2. Memory Architecture

The ISD5100 Series memory array are arranged in various pages (or rows) of each 2048 bits as
follows. The primary addressing for the pages are handled by 11 bits of address input in the analog
mode.

A memory page is 2048 bits organized as thirty-two 64-bit "blocks" when used for digital storage. The
contents of a page are either analog or digital. This is determined by instruction (opcode) at the time
the data is written. A record of where is analog and where is digital, is stored in a message address
table (MAT) by the system microcontroller. The MAT is a table kept in the microcontroller memory that
defines the status of each message “page”. It can be stored back into the ISD5100 Series if the power
fails or the system is turned off. Using this table allows efficient message management. Segments of
messages can be stored wherever there is available space in the memory array. [This is explained in
detail for the ISD5008 in Applications Note #9 and will be similarly described in a later Note for the
ISD5100-Series.]

Products

Pages (Rows)

Bits/Page

Memory Size

ISD5116 2048 2048 4,194,304

bits

ISD5108 1024 2048 2,097,152

bits

ISD5104 512 2048 1,048,576

bits

ISD5102 256 2048 524,288

bits


When a page is used for analog storage, the same 32 blocks are present but there are 8 EOM (End-
of-Message) markers. This means that for each 4 blocks there is an EOM marker at the end. Thus,
when recording, the analog recording will stop at any one of eight positions. At 8 kHz sampling
frequency, this results in a resolution of 32 msec when ENDING an analog recording. Beginning an
analog recording is limited to the 256 msec resolution provided by the 11-bit address. A recording
does not immediately stop when the Stop command is given, but continues until the 32 millisecond
block is filled. Then a bit is placed in the EOM memory to develop the interrupt that signals a
message is finished playing in the Playback mode.

Advertising