Samsung LE40B650T2W - Manual (Page 376)

Italiano - 72
Diagrammi a blocchi
O
N
EN
A
N
D
1G
B
Ch
el
se
a
•
AR
M
11
(
@
60
0M
H
z)
•
TSD& PVR
•
AT
SC
/O
pe
nC
ab
le
(S
-C
ar
d/
M
-C
ar
d
IF
)
•
M
P2(HD)/1xH.264(HD)
•
1x
D
iv
X(
H
D
)
•
2x
Au
di
o
D
SP
(C
al
m
)
•
2D & 3D Graphi
c
•
2x
US
B2
.0
/P
CI
•
LVDS Tx
•
UA
RT
*
3
•
II
C
*
4
A
rs
en
al
•
SD
A
FE
•
SI
F
D
ec
od
er
•
150MHz AD
C
•
VS
B
&
Q
AM
D
ec
od
er
•
H
DMI Decode
r
ST
B
M
IC
O
M
W
T6
1P
6
IR
/K
ey
D
D
R
2
I/
F
H
ot
el
/W
al
l
U
A
R
T
SP3232
D
EB
U
G
A
N
YN
ET
/D
eb
ug
SP
D
IF
O
pt
ic
al
U
A
R
T
W
is
e
Li
nk
(D
iv
x)
U
SB
2
.0
*
2
H
D
M
I
3x
1
SW
TM
D
S3
51
TM
D
S
T-
N
IM
(C
O
FD
M
/C
VB
S)
PC
I
B
U
S
40
0M
H
z
A
ud
io
A
M
P
ST
A
33
5B
W
S
SP
K
H
P
I2
S0
_S
PK
/H
P
D
D
R
2(
12
8M
B
)
CV
B
S
SI
F
II
C
R
TL
81
00
For DCM
LA
N
W
M
85
93
S/
W
, A
/D
D
/A
*2
, A
M
P
Di
sp
la
y
Pa
ne
l
10
80
P
LV
D
S
SI
F_
I2
S
SP
D
IF
SD
V
ID
EO
H
D
V
ID
EO
In
te
rr
up
t
Lo
ca
l B
U
S
Buffer
TS
p
ar
al
le
l
H
D
M
I
(4
ea
)
DVI Audi
o
A
V
I
n
Component
PC PC
A
ud
io
YPbPr
R
G
B
H
V
A
V
CV
B
S
EX
T
1/
2
A
ud
io
D
AC
W
M
85
21
I2
S1
_R
F
SC
A
R
T1
L
R
IN
TE
R
SW
IT
CH
SC
A
R
T1
C
VB
S
O
U
T
SC
A
R
T1
R
G
B
SC
A
R
T1
C
VB
S
IN
CL
S
CV
B
S
O
U
T
I2S0_MONITOR
VI
D
EO
S/
W
TEA642
5
SC
A
R
T2
L
R
SC
A
R
T2
C
VB
S
IN
SC
A
R
T2
C
VB
S
O
U
T
(S
CA
R
T1
L
R
O
U
T)
(S
CA
R
T1
L
R
I
N
)
¦
BN68-02325A-04Ita.indb 72 2009-10-08 �� 10:08:00