Cirrus Logic CS2100-OTP - Manual (Page 17)

CS2100-OTP
DS841F2 17
5.6 Auxiliary Output
The auxiliary output pin (AUX_OUT) can be mapped, as shown in Figure 14 , to one of four signals: refer-
ence clock (RefClk), input clock (CLK_IN), additional PLL clock output (CLK_OUT), or a PLL lock indicator
(Lock). The mux is controlled via the AuxOutSrc[1:0] modal parameter. If AUX_OUT is set to Lock, the Aux-
LockCfg global parameter is then used to control the output driver type and polarity of the LOCK signal (see
section 6.3.1 on page 21 ). If AUX_OUT is set to CLK_OUT, the phase of the PLL Clock Output signal on
AUX_OUT may differ from the CLK_OUT pin. The driver for the pin can be set to high-impedance using the
M2 pin when the M2Config[1:0] global parameter is set to either 001 or 010.
Figure 14. Auxiliary Output Selection
5.7 Mode Pin Functionality
5.7.1 M1 and M0 Mode Pin Functionality
M[1:0] determine the functional mode of the device and select both the default User Defined Ratio and
the set of modal parameters. The modal parameters are RModSel[1:0], and AuxOutSrc[1:0]. By modifying
one or more of the modal parameters between the 4 sets, different functional configurations can be
achieved. However, global parameters are fixed and the same value will be applied to each functional
configuration.
Figure 16 on page 20 provides a summary of all parameters used by the device.
Referenced Control Parameter Definition
AuxOutSrc[1:0]...................... “Auxiliary Output Source Selection (AuxOutSrc[1:0])” on page 21
AuxOutDis ............................. “M2 Configured as Output Disable” on page 18
AuxLockCfg........................... “AUX PLL Lock Output Configuration (AuxLockCfg)” section on page 21
M2Config[2:0]........................ “M2 Pin Configuration (M2Config[2:0])” on page 22
Frequency Reference Clock
(CLK_IN)
PLL Lock/Unlock Indication
(Lock)
Timing Reference Clock
(RefClk)
PLL Clock Output
(PLLClkOut)
4:1 Mux
Auxiliary Output Pin
(AUX_OUT)
AuxOutSrc[1:0]
AuxLockCfg
M2 pin with
M2Config[1:0] = 001, 010