Figure 29. format 0, left justified, Figure 30. format 1, i2s, Figure 31. format 2, right justified, 16-bit data – Cirrus Logic CS4397 User Manual

Page 32: Figure 32. format 3, right justified, 24-bit data, Figure 33. format 4, 8x interpolator mode, Figure 29.format 0, left justified, Format 1, i, Cs4397, Figure 30. format 1, i

Advertising
background image

CS4397

32

DS333F1

LRCK

SCLK

Left Channel

Right Channel

SDATA

+3 +2 +1 LSB

+5 +4

MSB -1 -2 -3 -4 -5

+3 +2 +1 LSB

+5 +4

MSB -1 -2 -3 -4

Figure 29. Format 0, Left Justified

LRCK

SCLK

Left Channel

Right Channel

SDATA

+3 +2 +1 LSB

+5 +4

MSB -1 -2 -3 -4 -5

+3 +2 +1 LSB

+5 +4

MSB -1 -2 -3 -4

Figure 30. Format 1, I

2

S

LRCK

SCLK

Left Channel

Right Channel

SDATA

6

5

4

3

2

1

0

9

8

7

15 14 13 12 11 10

6

5

4

3

2

1

0

9

8

7

15 14 13 12 11 10

32 clocks

Figure 31. Format 2, Right Justified, 16-Bit Data

LRCK

SCLK

Left Channel

SDATA

6

5

4

3

2

1

0

7

23 22 21 20 19 18

6

5

4

3

2

1

0

7

23 22 21 20 19 18

32 clocks

0

Right Channel

Figure 32. Format 3, Right Justified, 24-Bit Data

WCKI

BCKI

DIL/DIR

LSB

MSB

23 22 21 20

8

3

2

1 LSB

4

7

6

5

13 12 11 10

14

9

18

17 16 15

19

Figure 33. Format 4, 8x Interpolator Mode

Advertising