Table 5. system register bit functions, Maxq family user’s guide: maxq2000 supplement – Maxim Integrated MAXQ Family Users Guide: MAXQ2000 Supplement User Manual
Page 20

MAXQ Family User’s Guide:
MAXQ2000 Supplement
Table 5. System Register Bit Functions
REG
BIT 15 BIT 14 BIT 13 BIT 12 BIT 11
BIT 10
BIT 9
BIT 8
BIT 7
BIT 6
BIT 5
BIT 4
BIT 3
BIT 2
BIT 1
BIT 0
AP
—
—
—
—
AP (4 bits)
APC
CLR
IDS
—
—
—
MOD2
MOD1
MOD0
PSF
Z
S
—
GPF1
GPF0
OV
C
E
IC
—
—
CGDS
—
—
—
INS
IGE
IMR
IMS
—
—
IM4
IM3
IM2
IM1
IM0
SC
TAP
—
—
CDA0
—
ROD
PWL
—
IIR
IIS
—
—
II4
II3
II2
II1
II0
CKCN
—
RGSL
RGMD
STOP
SWB
PMME
CD1
CD0
WDCN
POR
EWDI
WD1
WD0
WDIF
WTRF
EWT
RWT
A[0..15]
A[n] (16 bits)
PFX
PFX (16 bits)
IP
IP (16 bits)
SP
—
—
—
—
—
—
—
—
—
—
—
—
SP (4 bits)
IV
IV (16 bits)
LC[0]
LC[0] (16 bits)
LC[1]
LC[1] (16 bits)
Offs
Offs (8 bits)
DPC
—
—
—
—
—
—
—
—
—
—
—
WBS2
WBS1
WBS0
SDPS1 SDPS0
GR
GR (16 bits)
GRL
GR.7
GR.6
GR.5
GR.4
GR.3
GR.2
GR.1
GR.0
BP
BP (16 bits)
GRS
GR.7
GR.6
GR.5
GR.4
GR.3
GR.2
GR.1
GR.0
GR.15
GR.14
GR.13
GR.12
GR.11
GR.10
GR.9
GR.8
GRH
GR.15
GR.14
GR.13
GR.12
GR.11
GR.10
GR.9
GR.8
GRXL
GR.7
GR.7
GR.7
GR.7
GR.7
GR.7
GR.7
GR.7
GR.7
GR.6
GR.5
GR.4
GR.3
GR.2
GR.1
GR.0
FP
FP (16 bits)
DP[0]
DP[0] (16 bits)
DP[1]
DP[1] (16 bits)
Maxim Integrated
20