Foxconn P4M800P7MA-ERS2 User Manual
Page 40
Chapter 3 BIOS Description
32
v
DRAM Timing
Selects whether DRAM timing is controlled by the SPD (Serial Presence Detect)
EEPROM on the DRAM module. Setting to “Auto By SPD” enables DRAM tim-
ings to be determined by BIOS based on the configurations on the SPD.
Selecting “Manual” allows users to configure the DRAM timings manually.
The setting values are:Manual, Auto By SPD, Turbo, Ultra.
v
SDRAM CAS Latency [DDR/DDR2]
When synchronous SDRAM is installed, the number of clock cycles of CAS
latency depends on the SDRAM timing.
v
Bank Interleave
This field selects 2-bank or 4-bank interleave for the installed SDRAM. Dis-
able the function if 16MB SDRAM is installed.
v
Precharge to Active (Trp)
This option controls the number of cycles for Row Address Strobe (RAS) to
be allowed to precharge. If insufficient time is allowed for the RAS to
accumulate its charge before DRAM refresh, refresh may be incomplete
and DRAM may fail to retain data. This option applies only when synchro-
nous DRAM is installed in the system.
v
Active to Precharge(Tras)
This option is used to set active to precharge(Tras).
v
Active to CMD<Trcd>
When DRAM is refreshed, both rows and columns are addressed separately.
This setup option allows you to determine the timing of the transition from
RAS (row address strobe) to CAS (column address strobe). The less the
clock cycles, the faster the DRAM performance.
DRAM Clock/Drive Control Menu
PDF 文件使用 "pdfFactory" 试用版本创建