Texas Instruments MSP430x4xx - Manual (Page 212)

Timer_A Introduction
12-3 Timer_A
Figure 12−1. Timer_A Block Diagram
CCR4
Compararator 2
CCI
15 0
CCISx
OUTMODx
Capture
Mode
CMx
Sync
SCS
COV logic
Output
Unit4 D Set Q
EQU0
OUT
OUT2 Signal
Reset
GND
VCC
CCI4A
CCI4B
EQU4
Divider
1/2/4/8 Count
Mode
16−bit Timer
TAR
RC
Set TAIFG
15 0
TASSELx MCx IDx
00
01
10
11
Clear
Timer Clock
EQU0
Timer Clock
Timer Clock
TACCR4
SCCI Y
A
EN
CCR1
POR
TACLR
CCR0
Timer Block
00
01
10
11
Set TA1CCR4
CCIFG
CAP
1
0
1
0
CCR2
CCR3
ACLK
SMCLK
TACLK