3 pin functionality, 1 slave mode, 2 master mode – Rainbow Electronics ATmega128RFA1 User Manual
Page 334: Atmega128rfa1
334
8266A-MCU Wireless-12/09
ATmega128RFA1
C Code Example
(
1
)
void SPI_SlaveInit(void)
{
/* Set MISO output, all others input */
DDR_SPI = (1<<DD_MISO);
/* Enable SPI */
SPCR = (1<<SPE);
}
char SPI_SlaveReceive(void)
{
/* Wait for reception complete */
while(!(SPSR & (1<<SPIF)))
;
/* Return Data Register */
return SPDR;
}
Note:
1. See
"About Code Examples" on page 7
22.3 SS
__
Pin Functionality
22.3.1 Slave Mode
When the SPI is configured as a Slave, the Slave Select (SS
__
) pin is always input. When
SS
__
is held low, the SPI is activated, and MISO becomes an output if configured so by
the user. All other pins are inputs. When SS
__
is driven high, all pins are inputs, and the
SPI is passive, which means that it will not receive incoming data. Note that the SPI
logic will be reset once the SS
__
pin is driven high. The SS
__
pin is useful for packet/byte
synchronization to keep the slave bit counter synchronous with the master clock
generator. When the SS
__
pin is driven high, the SPI slave will immediately reset the send
and receive logic, and drop any partially received data in the Shift Register.
22.3.2 Master Mode
When the SPI is configured as a Master (MSTR in SPCR is set), the user can
determine the direction of the SS
__
pin. If SS
__
is configured as an output, the pin is a
general output pin which does not affect the SPI system. Typically, the pin will be
driving the SS
__
pin of the SPI Slave. If SS
__
is configured as an input, it must be held high
to ensure Master SPI operation. If the SS
__
pin is driven low by peripheral circuitry when
the SPI is configured as a Master with the SS
__
pin defined as an input, the SPI system
interprets this as another master selecting the SPI as a slave and starting to send data
to it. To avoid bus contention, the SPI system takes the following actions:
1. The MSTR bit in SPCR is cleared and the SPI system becomes a Slave. As a result
of the SPI becoming a Slave, the MOSI and SCK pins become inputs.
2. The SPIF Flag in SPSR is set, and if the SPI interrupt is enabled, and the I-bit in
SREG is set, the interrupt routine will be executed.
Thus, when interrupt-driven SPI transmission is used in Master mode, and there exists
a possibility that SS
__
is driven low, the interrupt should always check that the MSTR bit
is still set. If the MSTR bit has been cleared by a slave select, it must be set by the user
to re-enable SPI Master Mode.