Rainbow Electronics AT84AD004 - Manual (Page 39)

39
AT84AD004
5390A–BDC–06/04
• A minimum of one clock cycle with “sldn” returned at 1 is requested to close the
write procedure and make the interface ready for a new write procedure. Any clock
cycle where “sldn” is at 1 before the write procedure is completed interrupts this
procedure and no further data transfer to the internal registers is performed.
• Additional clock cycles with “sldn” at 0 after the parallel data transfer to the register
(done at the 20th consecutive clock cycle with “sldn” at 0) do not affect the write
procedure and are ignored.
It is possible to have only one clock cycle with “sldn” at 1 between two following write
procedures.
• 16 bits of data must always be entered even if the internal addressed register has
less than 16 bits. Unused bits (usually MSBs) are ignored. Bit signification and bit
positions for the internal registers are detailed in Table 10 on page 35.
To reset the registers, the Pin mode can be used as a reset pin for chip initialization,
even when the 3-wire serial interface is used.
Figure 39. Write Chronogram
Figure 40. Timing Definition
Reset Write procedure
a[2] a[1] a[0] d[15] d[8] d[7] d[6] d[5] d[4] d[3] d[2] d[1] d[0]
1 2 3 4 5 13 14 15 16 17 18 19 20
Reset setting
Mode
sclk
sldn
sdata
Internal register
value
New d
Mode
sclk
sldn
sdata
Twlmode
Tdmode
Tssldn
Tssdata
Thsldn
Thsdata
Tdmode Twsclk
Tsclk