2 pll-based clock module – Texas Instruments TMS320F2802 User Manual
Page 48
, , ,
SPRS230N – OCTOBER 2003 – REVISED MAY 2012
3.6.1.2
PLL-Based Clock Module
The 280x devices have an on-chip, PLL-based clock module. This module provides all the necessary
clocking signals for the device, as well as control for low-power mode entry. The PLL has a 4-bit ratio
control PLLCR[DIV] to select different CPU clock rates. The watchdog module should be disabled before
writing to the PLLCR register. It can be re-enabled (if need be) after the PLL module has stabilized, which
takes 131072 OSCCLK cycles.
Table 3-16. PLLCR Register Bit Definitions
SYSCLKOUT
PLLCR[DIV]
(1)
(CLKIN)
(2)
0000 (PLL bypass)
OSCCLK/n
0001
(OSCCLK*1)/n
0010
(OSCCLK*2)/n
0011
(OSCCLK*3)/n
0100
(OSCCLK*4)/n
0101
(OSCCLK*5)/n
0110
(OSCCLK*6)/n
0111
(OSCCLK*7)/n
1000
(OSCCLK*8)/n
1001
(OSCCLK*9)/n
1010
(OSCCLK*10)/n
1011–1111
Reserved
(1)
This register is EALLOW protected.
(2)
CLKIN is the input clock to the CPU. SYSCLKOUT is the output
clock from the CPU. The frequency of SYSCLKOUT is the same as
CLKIN. If CLKINDIV = 0, n = 2; if CLKINDIV = 1, n = 1.
NOTE
PLLSTS[CLKINDIV] enables or bypasses the divide-by-two block before the clock is fed to
the core. This bit must be 0 before writing to the PLLCR and must only be set after
PLLSTS[PLLLOCKS] = 1.
The PLL-based clock module provides two modes of operation:
•
Crystal-operation - This mode allows the use of an external crystal/resonator to provide the time base
to the device.
•
External clock source operation - This mode allows the internal oscillator to be bypassed. The device
clocks are generated from an external clock source input on the X1 or the XCLKIN pin.
48
Functional Overview
Copyright © 2003–2012, Texas Instruments Incorporated
Product Folder Link(s):