Texas Instruments TMS320DM357 - Manual (Page 30)

Int Setup
IN data
phase
Int
IN data
phase
Int
IN data
phase
Int
Status phase
(OUT)
Int Sequence #1
Idle TX state Idle
set TxPktRdy
Load FIFO and
and set DataEnd
Load FIFO
and set
TxPktRdy Unload device
req. and clear
RxPktRdy
Load FIFO
and set
TxPktRdy
CPU actions
Status phase
Setup
CPU actions
Sequence #2
RxPktRdy
and clear
Unload FIFO
OUT data
Idle
Unload FIFO
and clear
RxPktRdy
phase
OUT data
Int Int
phase
clear RxPktRdy
Unload FIFO and
and set DataEnd
Int
OUT data
phase
Int
(IN)
Int
RX state Idle
Unload
device req.
and clear
RxPktRdy
Setup Int Sequence #3
Status phase
(IN)
Int
No data phase
DataEnd
clear RxPktRdy and set
Unload device req and
Idle
CPU actions
USB Controller Host and Peripheral Modes Operation www.ti.com
Figure 4. Sequence of Transfer
30 Universal Serial Bus (USB) Controller SPRUGH3 – November 2008
Submit Documentation Feedback