Rainbow Electronics MAX11043 - Manual (Page 3)

MAX11043
4-Channel, 16-Bit, Simultaneous-Sampling ADCs
with PGA, Filter, and 8-/12-Bit Dual-Stage DAC
_______________________________________________________________________________________ 3
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
DYNAMIC PERFORMANCE (PGA Enabled, PGA Gain = 8 x (25kHz -1dB Full-Scale Signal))
Maximum Full-Scale Input ADC modulator gain = 1 150 mV P-P
Input-Referred Noise Spectral
Density
100kHz 20 nV/√Hz
Second Harmonic to
Fundamental
-92 dB
Third Harmonic to Fundamental -94 dB
Spurious-Free Dynamic Range SFDR 100 dB
Channel-to-Channel Isolation
Unused channels are shorted and
unconnected
110 dB
Channel Phase Matching
Between all channels, including complete
analog signal path
-0.05 +0.05 Degrees
DYNAMIC PERFORMANCE (PGA Enabled, PGA Gain = 16 x (25kHz -1dB Full-Scale Signal))
Maximum Full-Scale Input ADC modulator gain = 1 75 mV P-P
Input-Referred Noise Spectral
Density
100kHz 15 nV/√Hz
Second Harmonic to
Fundamental
-99 dB
Third Harmonic to Fundamental -93 dB
Spurious-Free Dynamic Range SFDR 97 dB
Channel-to-Channel Isolation
Unused channels are shorted and
unconnected
106 dB
Channel Phase Matching
Between all channels, including complete
analog signal path
-0.075 +0.075 Degrees
DYNAMIC PERFORMANCE (EQ Mode (5kHz -1dB Full-Scale Signal, CONFIG_ Register Bit 3 = 1))
Maximum Full-Scale Input ADC modulator gain = 1 (Note 2) 800 mV P-P
Input-Referred Noise Spectral
Density
100kHz 6 nV/√Hz
Second Harmonic to
Fundamental
-80 -90 dB
Third Harmonic to Fundamental -77 -98 dB
Spurious-Free Dynamic Range SFDR Input referred (Note 3) 80 89 dB
ELECTRICAL CHARACTERISTICS (continued)
((V AVDD = +3.0V to +3.6V, V DVDD = +3.0V, C DVREG = 10µF, V AGND = V DGND = 0, common-mode input voltage = AVDD/2, V REFBP =
V REFA = V REFB = V REFC = V REFD = +2.5V (external reference), V REFDAC = V REFDACH = +1.25V (external reference), V REFDACL = 0,
C REFBP = C REFA = C REFB = C REFC = C REFD = C REFDAC = 1µF, f SCLK = 38.4MHz, f EXCLK = 38.4MHz (external clock applied to
OSCIN), clock divider set to 4, SHDN = DACSTEP = UP/DWN = DGND, CONVRUN = DVDD, all analog inputs driven directly through
a series 150Ω/330pF anti-alias filter, PGA gain = 1. Default filters and gain settings. T
A = T MIN to T MAX , unless otherwise noted (Note 1).
Typical values are at T A = +25°C.)