Applications, 1 timing reference clock input, 1 internal timing reference clock divider – Cirrus Logic CS2000-CP User Manual

Page 14: Cs2000-cp, Is at least +/-15 khz from f, Figure 10. internal timing reference clock divider, Figure 11. ref_clk frequency vs. a fixed clk_out

Advertising
Applications, 1 timing reference clock input, 1 internal timing reference clock divider | Cs2000-cp, Is at least +/-15 khz from f, Figure 10. internal timing reference clock divider, Figure 11. ref_clk frequency vs. a fixed clk_out | Cirrus Logic CS2000-CP User Manual | Page 14 / 38 Applications, 1 timing reference clock input, 1 internal timing reference clock divider | Cs2000-cp, Is at least +/-15 khz from f, Figure 10. internal timing reference clock divider, Figure 11. ref_clk frequency vs. a fixed clk_out | Cirrus Logic CS2000-CP User Manual | Page 14 / 38
Advertising
See also other documents in the category Cirrus Logic Hardware: