7 function configuration 2 (address 17h), 1 enable pll clock output on unlock (clkoutunl), 2 low-frequency ratio configuration (lfratiocfg) – Cirrus Logic CS2300-CP User Manual

Page 28: 8 function configuration 3 (address 1eh), 1 clock input bandwidth (clkin_bw[2:0]), P 28, Cs2300-cp

Advertising
7 function configuration 2 (address 17h), 1 enable pll clock output on unlock (clkoutunl), 2 low-frequency ratio configuration (lfratiocfg) | 8 function configuration 3 (address 1eh), 1 clock input bandwidth (clkin_bw[2:0]), P 28, Cs2300-cp | Cirrus Logic CS2300-CP User Manual | Page 28 / 32 7 function configuration 2 (address 17h), 1 enable pll clock output on unlock (clkoutunl), 2 low-frequency ratio configuration (lfratiocfg) | 8 function configuration 3 (address 1eh), 1 clock input bandwidth (clkin_bw[2:0]), P 28, Cs2300-cp | Cirrus Logic CS2300-CP User Manual | Page 28 / 32
Advertising
See also other documents in the category Cirrus Logic Hardware: