Device pin-out diagram, 1 128-pin lqfp pin-out diagram, Figure 15. 128-pin lqfp pin-out – Cirrus Logic CS49DV8C User Manual

Page 28: Pin lqfp

Advertising
background image

28

Copyright 2008 Cirrus Logic, Inc.

DS868PP2

CS49DV8C Data Sheet
32-bit Audio DSP Family

8. Device Pin-Out Diagram

8.1 128-Pin LQFP Pin-Out Diagram

Figure 15. 128-Pin LQFP Pin-Out

GPIO2, UART_TXD

GPIO1, UART_RXD

GPIO0, UART_CLK

XTO

VDD7

GND7

VDDIO7

XTI

GNDIO7

GNDA

PLL_REF_RES

VDDA (3.3V)

VDD8

GND8

GPIO13, DAI1_DATA2, TM2, DSD2

GPIO14, DAI1_DATA3, TM3, DSD3

DAI1_DATA0, TM0, DSD0

GPIO12, DAI1_DATA1, TM1, DSD1

GPIO6, PCP_CS#, SCP2_CS#

GPIO38, PCP_WR# / DS#, SCP2_CLK

VD

D

6

GN

D

6

GPIO10, PCP_A2 / A10, SCP2_MOSI

GPIO8, PCP_IRQ#, SCP2_IRQ#

G

P

IO

37

, S

C

P

1

_

B

SY#

,

PC

P_B

S

Y

#

VD

D

IO

6

GPIO11, PCP_A3, AS#, SCP2_MISO / SDA

GN

D

IO

6

GPOI9, SCP1_IRQ#

G

P

IO

3

4

, S

C

P

1

_

_

M

ISO /

SD

A

G

P

IO

3

3

, S

C

P

1

_

M

OSI

G

P

IO

3

5

, S

C

P

1

_

C

L

K

VD

D

5

VDDIO5

GN

D

5

GN

D

IO

5

S

D

_

CAS

#

S

D

_

RAS

#

SD_A3, EXT_A3

SD_A2, EXT_A2

SD_A1, EXT_A1

SD_A0, EXT_A0

SD

_

A

10

, E

X

T

_A

10

SD_A11, EXT_A11

VDD4

GND4

SD

_

C

S#

SD_A4, EXT_A4

SD_A5, EXT_A5

SD_A6, EXT_A6

SD_A7, EXT_A7

SD_A8, EXT_A8

SD_CLKEN

SD_A9, EXT_A9

VDDIO4

GNDIO4

SD_CLKOUT

SD_CLKIN

SD_D10, EXT_D10

SD_D11, EXT_D11

SD_D12, EXT_D12

VDD3

GND3

SD_D13, EXT_D13

SD_D14, EXT_D14

SD_D15, EXT_D15

SD_DQM1

SD

_D

7,

EX

T

_

D

7

SD

_D

6,

EX

T

_

D

6

VDDIO3

GNDIO3

SD

_D

5,

EX

T

_

D

5

SD

_

D

Q

M

0

SD

_D

4,

EX

T

_

D

4

SD

_D

3,

EX

T

_

D

3

SD

_D

2,

EX

T

_

D

2

G

P

IO

1

7

, DAO

1

_

DATA

3

/

X

M

TA

G

P

IO

1

5

, D

A

O

1

_

D

ATA1

,

HS

1

D

A

O

1

_

D

ATA0

, HS

0

DAO

1

_

LRCLK

DAI1_LRCLK, DSD4

DA

O

_

M

C

L

K

GPIO20, DAO2_DATA2, EE_CS#

DAI1_SCLK, DSD-CLK

V

DD1

G

ND1

DA

O

1

_

S

CLK

G

P

IO

1

6

, D

A

O

1

_

D

ATA2

,

HS

2

GP

IO2

3

,

DAO

2

_

LRCLK

RE

S

E

T#

V

DDI

O

1

G

P

IO

2

2

, DA

O

2

_

S

CLK

G

NDI

O

1

G

P

IO

1

8

, D

A

O

2

_

DATA0

, HS

3

G

P

IO

1

9

, D

A

O

2

_

DATA1

, HS

4

V

DD2

G

ND2

GPIO26, DAO2_DATA3 / XMTB/UART_TX_EN

V

DDI

O

2

GNDIO2

SD

_

W

E

#

SD_D0, EXT_D0

SD_D1, EXT_D1

SD_D8, EXT_D8

SD_D9, EXT_D9

SD_A12, EXT_A12

S

D

_

BA1

, E

X

T_

A1

4

S

D

_

BA0

, E

X

T_

A1

3

GPIO7, SCP1_CS#, IOWAIT

VDDIO8

GNDIO8

EX

T

_

A

1

5

EX

T

_

A

1

6

EX

T

_

A

1

7

EX

T

_

A

1

8

EX

T

_

A

1

9

EX

T

_

C

S

1

#

EX

T

_

O

E

#

EXT_WE#

GPIO3, DDAC

TE

S

T

DBDA

DBCK

XTAL_OUT

GPIO43, BDI_CLK, DAI2_SCLK

GPIO42, BDI_REQ# , DAI2_LRCLK, PCP_IRQ# / BSY#

BDI_DATA, DAI2_DATA, DSD5

EXT_CS2#

10

15

20

25

30

5

35

1

125

120

115

110

105

95

90

85

80

75

70

65

100

40

45

50

55

60

128-Pin LQFP

Advertising