Figure 13. master mode, left-justified sai, Figure 14. slave mode, left-justified sai, Figure 15. master mode, i·s sai – Cirrus Logic CS5351 User Manual

Page 12: Figure 16. slave mode, i·s sai, Figure 17. ovfl output timing, Cs5351

Advertising
background image

12

DS565F2

CS5351

Figure 13. Master Mode, Left-Justified SAI

Figure 14. Slave Mode, Left-Justified SAI

SCLK output

tmslr

SDOUT

tsdo

LRCK

output

MSB

MSB-1

CLK input

LRCK input

dss

t

MSB

MSB-1

MSB-2

tsclkw

SDOUT

s rd

l

t

Figure 15. Master Mode, I²S SAI

Figure 16. Slave Mode, I²S SAI

SCLK input

LRCK input

MSB

MSB-1

tsclkw

SDOUT

s rd

l

t

dss

t

SCLK input

LRCK input

MSB

MSB-1

tsclkw

SDOUT

s rd

l

t

dss

t

OVFL

t setup

LRCK

t hold

Figure 17. OVFL Output Timing

Advertising