Manuals
Directory
ManualsDir.com
- online owner manuals library
Search
Directory
Brands
Altera manuals
Measuring instruments
ASI MegaCore Function
Manual
Altera ASI MegaCore Function User Manual
Altera Measuring instruments
Text mode
Original mode
Advertising
Altera ASI MegaCore Function User Manual | 27 pages
Share
Pages:
1
2
3
4
5
6
7
…
27
Download
Complain
wrong Brand
wrong Model
non readable
Advertising
Table of contents
Document Outline
Asynchronous Serial Interface (ASI) MegaCore Function User Guide
Contents
1. About This MegaCore Function
Release Information
Device Family Support
Features
General Description
MegaCore Verification
Resource Utilization
Installation and Licensing
OpenCore Plus Evaluation
OpenCore Plus Time-Out Behavior
2. Getting Started
Design Flow
Specify Parameters
Simulate the Design
Simulate with IP Functional Simulation Models
Simulate with the ModelSim Simulator
Simulating in Third-Party Simulation Tools Using NativeLink
Compile the Design and Program a Device
3. Parameter Settings
4. Functional Description
Transmitter
8B10B Encoder
Transceiver
Serializer
GX Transceivers
Receiver
Transceiver
Deserializer
GX Transceiver
Oversampling Interface
Word Aligner
8B10B Decoder
Synchronization State Machine
Packet Synchronization
Testbench
Signals
A. Constraints
Introduction
Constraint Design With TimeQuest Timing Analyzer
Specify Clock Characteristics
Define the Setup and Hold Relationship between the 135-MHz Clocks and the 337.5-MHz zero-degree Clocks
Specify Clocks that are Exclusive or Asynchronous
Minimize Timing Skew
Additional Information
Document Revision History
How to Contact Altera
Typographic Conventions
See also other documents in the category Altera Measuring instruments:
MAX 10 JTAG
(15 pages)
MAX 10 Power
(21 pages)
Unique Chip ID
(12 pages)
Remote Update IP Core
(43 pages)
Device-Specific Power Delivery Network
(28 pages)
Device-Specific Power Delivery Network
(32 pages)
Hybrid Memory Cube Controller
(69 pages)
ALTDQ_DQS IP
(117 pages)
MAX 10 Embedded Memory
(71 pages)
MAX 10 Embedded Multipliers
(37 pages)
MAX 10 Clocking and PLL
(86 pages)
MAX 10 FPGA
(26 pages)
MAX 10 FPGA
(56 pages)
USB-Blaster II
(22 pages)
GPIO
(22 pages)
LVDS SERDES
(27 pages)
User Flash Memory
(33 pages)
ALTDQ_DQS2
(100 pages)
Avalon Tri-State Conduit Components
(18 pages)
Cyclone V Avalon-MM
(166 pages)
Cyclone III FPGA Starter Kit
(36 pages)
Cyclone V Avalon-ST
(248 pages)
Stratix V Avalon-ST
(286 pages)
Stratix V Avalon-ST
(293 pages)
DDR3 SDRAM High-Performance Controller and ALTMEMPHY IP
(10 pages)
Arria 10 Avalon-ST
(275 pages)
Avalon Verification IP Suite
(224 pages)
Avalon Verification IP Suite
(178 pages)
FFT MegaCore Function
(50 pages)
DDR2 SDRAM High-Performance Controllers and ALTMEMPHY IP
(140 pages)
Floating-Point
(157 pages)
Integer Arithmetic IP
(157 pages)
Embedded Peripherals IP
(336 pages)
JESD204B IP
(158 pages)
Low Latency Ethernet 10G MAC
(109 pages)
LVDS SERDES Transmitter / Receiver
(72 pages)
Nios II Embedded Evaluation Kit Cyclone III Edition
(3 pages)
Nios II Embedded Evaluation Kit Cyclone III Edition
(80 pages)
IP Compiler for PCI Express
(372 pages)
Parallel Flash Loader IP
(57 pages)
Nios II C2H Compiler
(138 pages)
RAM-Based Shift Register
(26 pages)
RAM Initializer
(36 pages)
Phase-Locked Loop Reconfiguration IP Core
(51 pages)
DCFIFO
(28 pages)
