Quantum bios, Cpu configuration – Foxconn Quantumian1 User Manual
Page 41
3
34
Quantum bIoS
Version 2.14.1219. Copyright (C) 2011 American Megatrends, Inc.
Aptio Setup Utility - Copyright (C) 2011 American Megatrends, Inc.
Main Advanced Quantum BIOS Boot Security Save & Exit
Quantum BIOS Configuration
Host Clock Multiplier
[1]
CPU Bclock (FSB)
[100.0 MHz]
▶ CPU Configuration
▶ Memory Configuration
▶ Voltage Configuration
→ ←: Select Screen
↑ ↓: Select Item
Enter: Select
+/-: Change Opt.
F1: General Help
F2: Previous Values
F3: Optimized Defaults
F4: Save & Exit
ESC: Exit
Set the host clock multiplier
setting.
Quantum BIOS
► Host Clock Multiplier
This item allows you to set the host clock multiplier.
► CPU Bclock(FSB)
This item is used to set the ratio between CPU Core Clock and the FSB Frequency. You can
modify the value by pressing <+>/<-> key. The default value is [100 MHz].
► CPU Configuration / Memory Configuration / Voltage Configuration
Press <Enter> to go to relative submenu.
CPU Configuration
Version 2.14.1219. Copyright (C) 2011 American Megatrends, Inc.
Aptio Setup Utility - Copyright (C) 2011 American Megatrends, Inc.
CPU Configuration
▶ CPU Information
Hyper-threading
[Enabled]
Active Processor Cores
[All]
CPU Internal PLL Overvoltage
[Disabled]
VID Override for Max Turbo Ratio
0
IA Core Current Max(1/8 Amp)
1080
Enhanced Intel SpeedStep Technolog [Enabled]
Turbo Mode
[Enabled]
Power Limit 1 Value (1/8 Watt)
1040
Power Limit 2 Value (1/8 Watt)
1300
1 Core Ratio Limit
38
2 Core Ratio Limit
38
3 Core Ratio Limit
37
4 Core Ratio Limit
36
5 Core Ratio Limit
35
6 Core Ratio Limit
35
Non Turbo Ratio Override
32
Limit CPUID Maximum
[Disabled]
Execute Disabled Bit
[Enabled]
Server Class
[Custom]
Hardware Prefetcher
[Enabled]
Adjacent Cache Line Prefetch
[Enabled]
→ ←: Select Screen
↑ ↓: Select Item
Enter: Select
+/-: Change Opt.
F1: General Help
F2: Previous Values
F3: Optimized Defaults
F4: Save & Exit
ESC: Exit
Specific CPU Information
Quantum BIOS
► Hyper-threading
Hyper-Threading Technology allows one physical processor package to be perceived as two