Eurotech Appliances VIPER / VIPER-LITE PXA255 - Manual (Page 7)

VIPER Technical Manual Introduction
© 2007 Eurotech Ltd Issue E 7
VIPER features
Microprocessor
• PXA255 400MHz (VIPER) or 200MHz (VIPER-Lite) RISC processor.
Cache
• 32K data cache, 32K instruction cache, 2K mini data cache.
System memory
• 64MB un-buffered 3.3V SDRAM.
Silicon disk
• Up to 16/32MB Intel StrataFLASH (with FLASH access LED).
• 1MB bootloader FLASH EPROM (with FLASH access LED).
• 256KB SRAM (battery backed).
• Type I/II CompactFLASH (CF+) socket.
Video
• TFT/STN (3.3V or 5V) flat panel graphics controller.
• Up to 640X480 resolution.
• 8/16bpp.
• Backlight control.
Audio
• National Semiconductor LM4529 AC’97 CODEC and LM4880 power amp.
• Line IN, line OUT, microphone and 250mW per channel amplified output.
Serial ports
0F
1
• 5 x 16550 compatible high-speed UARTs.
• 4 x RS232 and 1 x RS422/485 Interfaces.
• 2 x channels with 128Byte Tx/Rx FIFO.
USB host interface
• Two USB 1.1 compliant interfaces.
• Short circuit protection and 500mA current limit protection.
USB client interface
• One USB 1.1 client interface.
1
COM4 (RS232) and COM5 (RS422/485) are not available on the VIPER-Lite.
VL
VL
VL
VL