Jtag test-port timing – Motorola TMS320C6711D User Manual

Page 102

Advertising
background image

TMS320C6711D

FLOATINGĆPOINT DIGITAL SIGNAL PROCESSOR

SPRS292 − OCTOBER 2005

102

POST OFFICE BOX 1443

HOUSTON, TEXAS 77251−1443

JTAG TEST-PORT TIMING

timing requirements for JTAG test port (see Figure 54)

NO.

GDPA−167

ZDPA−167

−200
−250

UNIT

MIN

MAX

1

tc(TCK)

Cycle time, TCK

35

ns

3

tsu(TDIV-TCKH)

Setup time, TDI/TMS/TRST valid before TCK high

10

ns

4

th(TCKH-TDIV)

Hold time, TDI/TMS/TRST valid after TCK high

7

ns

switching characteristics over recommended operating conditions for JTAG test port
(see Figure 54)

NO.

PARAMETER

GDPA−167

ZDPA−167

−200
−250

UNIT

MIN

MAX

2

td(TCKL-TDOV)

Delay time, TCK low to TDO valid

0

15

ns

TCK

TDO

TDI/TMS/TRST

1

2

3

4

2

Figure 54. JTAG Test-Port Timing

Advertising