Busreq timing – Motorola TMS320C6711D User Manual

Page 83

Advertising
background image

TMS320C6711D

FLOATINGĆPOINT DIGITAL SIGNAL PROCESSOR

SPRS292A − OCTOBER 2005 − REVISED NOVEMBER 2005

83

POST OFFICE BOX 1443

HOUSTON, TEXAS 77251−1443

BUSREQ TIMING

switching characteristics over recommended operating conditions for the BUSREQ cycles
(see Figure 39)

NO.

PARAMETER

GDPA-167
ZDPA−167

−200
−250

UNIT

MIN

MAX

1

td(EKOH-BUSRV) Delay time, ECLKOUT high to BUSREQ valid

1.5

7.2

ns

ECLKOUT

1

BUSREQ

1

Figure 39. BUSREQ Timing

Advertising