13 receive address map size 3 register (rams3), 14 receive address map offset 3 register (ramo3), Rams3) – Texas Instruments VLYNQ Port User Manual

Page 36: Descriptions, Section 3.13, Section 3.14

Advertising
background image

www.ti.com

3.13 Receive Address Map Size 3 Register (RAMS3)

3.14 Receive Address Map Offset 3 Register (RAMO3)

VLYNQ Port Registers

The receive address map size 3 register (RAMS3) is used to identify the intended destination of inbound
serial packets. The RAMS3 is shown in

Figure 21

and described in

Table 19

.

Figure 21. Receive Address Map Size 3 Register (RAMS3)

31

2

1

0

RXADRSIZE3

Reserved

R/W-0

R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 19. Receive Address Map Size 3 Register (RAMS3) Field Descriptions

Bit

Field

Value

Description

31-2

RXADRSIZE3

0-3FFF FFFFh

The RXADRSIZE3 field is used to determine if receive packets are destined for the third of
four mapped address regions. RXADRSIZE3 is compared with the address contained in the
receive packet. If the receive packet address is less than the value in RXADRSIZE3, the
packet address is added to the receive address map offset 3 register (RAMO3) to obtain the
translated address.

1-0

Reserved

0

Reserved. Always read as 0. Writes have no effect.

The receive address map offset 3 register (RAMO3) is used with the receive address map size 3 register
(RAMS3) to translate receive packet addresses to local device configuration bus addresses. The RAMO3
is shown in

Figure 22

and described in

Table 20

.

Figure 22. Receive Address Map Offset 3 Register (RAMO3)

31

2

1

0

RXADROFFSET3

Reserved

R/W-0

R-0

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 20. Receive Address Map Offset 3 Register (RAMO3) Field Descriptions

Bit

Field

Value

Description

31-2

RXADROFFSET3

0-3FFF FFFFh

The RXADROFFSET3 field is used with the receive address map size 3 register (RAMS3)
to determine the translated address for serial data. If the receive packet address is less
than the value in RAMS3, the packet address is added to the contents of this register to
obtain the translated address.

1-0

Reserved

0

Reserved. Always read as 0. Writes have no effect.

36

VLYNQ Port

SPRUE36A – September 2007

Submit Documentation Feedback

Advertising