Keep it registered, Recognize timing critical signals, Use supported design flows – Xilinx LOGICORE UG144 User Manual

Keep it registered, Recognize timing critical signals, Use supported design flows | Make only allowed modifications, Table 4-1 | Xilinx LOGICORE UG144 User Manual | Page 38 / 138