Samsung PS50B530S2W - Manual (Page 177)

TL
0

i
“–
Š
’
☚
OG
z
ˆ
›œ
™•
p}
G–
o
UY
]
[
P
C
O
M
PO
N
EN
T
PC
A
UD
IO
SO
UND
A
M
P
N
TP
31
00
Sp
ea
ker
L/
R
HE
A
D
PH
ON
E
SP
D
IF
O
U
T
H
P_
L/
R
H
P_
OU
T
M
SD
3
H
C
G
B
G
A
40
0
LV
D
S
(-Bit)
SPD
IF
O
LV
D
S_
O
U
T
TS C
VB
S0
IR
, K
EY
M
AD
R
[1
:
0]
M
D
AT
A
[1
5:
0]
R
G
B
_I
N
P
PC
_S_
L/
R
TU
N
ER
_S
IF
TS
(
:0
)
TU
N
ER
_C
VB
S
PC
_R
GB
/H
/V
SI
D
E_
Y/
C
COMP_
YPb
Pr
PC
SI
D
E_
S_
L/
R
C
VB
S3
VI
D
EO_
C
VB
S
S-
VI
D
EO
C
O
M
PO
SI
TE
(1
S
id
e)
DVB N
IM Tun
er
YPB
PR
_I
N
P
SI
F0
VI
D
EO
_S
_L
/R
A
U
LR
0
A
U
LR

C
O
M
P_
S_
L/
R
SPD
IF
_OU
T
I
C
_O
U
T
A
U
O
U
TR
L0
SPI
D
D
C
_R
O
M
M
A
X


GPIO11/11
DVI
SO
UND
A
U
LR
3
FU
N
C
TI
O
N
K
EY
H
D
M
I_
IN
(H
D
M
I 1
.3
)
D
eb
ug
W
A
LL
U
A
RT
M
A
X
3
E
U
AR
T
D
eb
ug
A
U
O
U
TR
L1
I
C
I
C
_P
AN
EL
U
SB

.0
USB
.
0
(D
ow
n-
Lo
ad
)
GPIO11/11
EX
T
SC
1:
R
/G
/B
/C
V
BS
SC
1/
2:
C
V
BS
/A
U
D
IO_
OU
T
PCM
CIA
EXT
_D
AT
A
EXT
_D
AT
A
[0
:
]
C
VB
S1
EX
T_
AD
D
R
[0
:1
4]
EX
T_
AD
D
R
TL
0

x
D
VI
_S_
L/
R
SC
1/
2:
S
_L
/R
A
U
LR
1
D
D
R
_D
AT
A
D
D
R
_A
D
D
SPI
IN
TER
FA
C
E
EE
PR
O
M
4C
51

I
C
_R
O
M
I
C
SP
I
FL
A
SH
MB (
1$)
W
P
1P
S
4K f
la
sh
SU
B
M
IC
O
M
DDR
51
M
b*

H
D
M
I X
3
(1
S
id
e)
I
C
C
VB
S
ou
t
C
VB
S
ou
t1
4HC
40
5D
C
VB
S
4
H
C
40
5
PW
C
VB
S
ou
t
4
LC
X3

DDR
51
M
b*

SP
I
FL
A
SH
MB (
1$)
Schema blocco
BN68-02355A-Ita.indb 37 2009-6-30 9:57:22