D. additional information, Additional information – Altera Low Latency 40-Gbps Ethernet MAC and PHY MegaCore Function User Manual

Page 187

Advertising
background image

Additional Information

D

2015.05.04

UG-01172

Subscribe

Send Feedback

Low Latency 40- and 100-Gbps Ethernet MAC and PHY MegaCore

Function User Guide Revision History

Table D-1: Document Revision History

Date

Compatible ACDS

Version

Changes

2015.05.04

15.0

• User guide part number change from UG-01150 to UG-01172.

• Updated release-specific information for the software release v15.0.

• Added Synchronous Ethernet support for Arria 10 variations.

Documented new Enable SyncE parameter and new

clk_rx_

recover

output signal. Described expected usage in

Clocks

on page

3-51.

Updated handling of received malformed packets, in

LL 40-100GbE

IP Core Malformed Packet Handling

on page 3-17, to incorporate

these changes in the IP core v15.0:
• The IP core asserts the

l<n>_rx_error[0]

or

rx_error[0]

signal in the case of an unexpected control character that is not

an Error character.

• Both the LL 40GbE IP core and the LL 100GbE IP core handle

received malformed packets the same way.

• Updated the descriptions of

l<n>_rx_error[0]

and

rx_error[0]

from PHY error to malformed packet error.

• Added new three-bit

l<n>_rx_status

and

rx_status

signals on

the RX client interface. These signals explain the control frames that

the IP core passes to the client interface. Refer to

Low Latency

40-100GbE IP Core RX Data Bus

on page 3-20 and

Low Latency

40-100GbE IP Core RX Data Bus Without Adapters (Custom

Streaming Interface)

on page 3-24, and to new section

Control

Frame Identification

on page 3-19.

©

2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Advertising
This manual is related to the following products: