Of the board. figure 3-1 shows – Freescale Semiconductor M9328MX21ADSE User Manual

Page 30

Advertising
background image

Support Information

M9328MX21ADSE User’s Manual, Rev. A

3-2

Freescale Semiconductor

Figure 3-1. CPU to Base Board PX1/PY1 Connector Pin Assignments

PX1

OE_ACD

1

2

VCC

FLM_VSYNC_SPS

3

4

CONTRAST

SPL_SPR

5

6

LP_HSYNC

VCC

7

8

PS

CLS

9

10

REV

LSCLK

11

12

LD17_R5

LD16_R4

13

14

LD15_R3

LD14_R2

15

16

LD13_R1

LD12_R0

17

18

LD11_G5

LD10_G4

19

20

LD9_G3

LD8_G2

21

22

LD7_G1

LD6_G0

23

24

LD5_B5

LD4_B4

25

26

LD3_B3

LD2_B2

27

28

LD1_B1

LD0_B0

29

30

VCC

UART3_RXD

31

32

UART3_RTS

UART3_TXD

33

34

UART3_CTS

USBG_RXDP

35

36

USBG_OE_B

USBG_RXDM

37

38

USBG_ON_B

USBG_TXDP

39

40

USBG_FS

USBG_TXDM

41

42

USBG_SCL

USBG_SDA

43

44

P5V

P5V

45

46

USBH1_FS

USBH1_TXDP

47

48

USB_OC_B

USBH1_TXDM

49

50

USBH1_OE_B

USBH1_RXDP

51

52

USBH_ON_B

USBH1_RXDM

53

54

USB_PWR

USB_BYP_B

55

56

USBOTG_EN

P5V

57

58

B_DQM3_EB3_B

TP22

59

60

GND

CLK_26

61

62

VCC

UART1_RTS

63

64

UART1_CTS

UART1_RXD

65

66

UART1_TXD

UART2_RTS

67

68

UART2_CTS

UART2_RXD

69

70

UART2_TXD

BOOT3

71

72

BOOT2

BOOT1

73

74

BOOT0

PWM0

75

76

TIN

JTAG_CTRL

77

78

TOUT

RESET_IN_B

79

80

RESET_OUT_B

POR_B

81

82

RTCK_GPIO

CLKMODE0

83

84

CLKMODE1

B_CS5_B

85

86

B_CS4_B

B_CS1_B

87

88

B_CS0_B

B_OE_B

89

90

B_RW_B

B_NEXUSEVTI

91

92

NEXUS_EN_B

B_A0

93

94

B_A1

B_A2

95

96

B_A3

B_D7

97

98

B_D15

B_D6

99

100 B_D14

B_D5

101

102 B_D13

B_D4

103

104 B_D12

B_D3

105

106 B_D11

B_D2

107

108 B_D10

B_D1

109

110 B_D9

B_D0

111

112 B_D8

B_A20

113

114 B_A21

B_A22

115

116 B_A23

B_A24

117

118 B_A25

TP25

119

120 GND

Advertising