Usb register definitions, Interrupt status register, Table 4-8. interrupt status register – Lantronix DSTni-EX User Manual

Page 47

Advertising
background image

39

USB Register Definitions

The following sections provide the USB register definitions. In these sections:

The register mnemonic is provided for reference purposes.

The register address shown is the address location of the register in the CRB.

The initialization value shown is the register’s initialization value at reset.

Interrupt Status Register

The Interrupt Status register contains bits for each of the interrupt sources in the USB. Each bit
is qualified with its respective interrupt enable bits. All bits of the register are logically OR’ed
together to form a single interrupt source for the microprocessor. Once an interrupt bit has
been set, it can only be cleared by writing a one to the respective interrupt bit.

The Interrupt Mask contains enable bits for each of the interrupt sources within the USB.
Setting any of these bits will enable the respective interrupt source in the register. This register
contains the hex value 0000 after a reset (all interrupts disabled).

Table 4-8. Interrupt Status Register

BIT

15

14

13

12

11

10

9

8

7

6

5

4

3

2

1

0

OFFSET

00h

Interrupt Mask

Interrupt Status


FIELD

STALL

ATTACH

RESUME

SLEEP

TOK_DNE

SOF_

TOK

ERROR

USB_RST

STALL

ATTACH

RESUME

SLEEP

TOK_DNE

SOF_

TOK

ERROR

USB_RST

RESET

0

0

0

0

0 0 0 0 0

0

0

0

0 0 0 0

RW

RW

RW

RW

RW

RW RW RW RW RW

RW

RW

RW

RW RW RW RW

Table 4-9. 16- Interrupt Status Register Definitions

Bits

Field Name

Description

15 STALL

Enable/Disable STALL Interrupt
1 = enable the STALL interrupt.
0 = disable the STALL interrupt (default).

14

ATTACH

Enable/Disable ATTACH Interrupt
1 = enable the ATTACH interrupt.
0 = disable the ATTACH interrupt (default).

13 RESUME

Enable/Disable RESUME Interrupt
1 = enable the RESUME interrupt.
0 = disable the RESUME interrupt (default).

12

SLEEP

Enable/Disable SLEEP Interrupt
1 = enable the SLEEP interrupt.
0 = disable the SLEEP interrupt (default).

11

TOK_DNE

Enable/Disable TOK_DNE Interrupt
1 = enable the TOK_DNE interrupt.
0 = disable the TOK_DNE interrupt (default).

10

SOF_TOK

Enable/Disable SOF_TOK Interrupt
1 = enable the SOF_TOK interrupt.
0 = disable the SOF_TOK interrupt (default).

9

ERROR

Enable/Disable ERROR Interrupt
1 = enable the ERROR interrupt.
0 = disable the ERROR interrupt (default).

Advertising