VXI TECHNOLOGY SVM2608 - Manual (Page 57)

www.vxitech.com
SVM2608 Index 57
I
NDEX
A
A/E LED...........................................................................19
A32 address space.............................................................37
A32 base address ........................................................25, 26
A32 register map...............................................................29
acquisition armed bit.........................................................38
attenuation and gain setting bit .........................................41
B
backplane jumpers ............................................................23
C
calibration commands ...........................................17, 51, 53
command parsing..............................................................27
command register..............................................................44
command register bit ........................................................44
control register..................................................................40
cooling ..............................................................................23
D
data value..........................................................................36
device memory maps ........................................................28
diagnostic commands........................................................55
dynamic resistance measurements ....................................49
F
FIFO data bit.....................................................................44
FIFO data register .............................................................44
FIFO mode................................................ 12, 13, 16, 40, 43
FLASH memory programming commands.......................56
force trigger bit .................................................................38
force trigger, arm register .................................................38
front panel interface wiring...............................................20
front-panel ........................................................................20
function offset.............................................................28, 36
function setting bit ............................................................40
I
input trigger source slope bit.......................................41, 45
interrupt enable bit............................................................44
interrupt enable register ....................................................44
interrupt level bit...............................................................38
interrupt status register......................................................44
interrupt status register bit ................................................44
L
linear / FIFO memory mode bit ........................................40
Linear mode.................................. 12, 13, 15, 16, 33, 40, 43
logical address ............................................................23, 24
LSB (least significant bit) ...........................................25, 26
M
measurement commands............................................47, 50
message-based ..................................................................27
module base address ...................................................28, 36
module installation............................................................26
MSB (most significant bit)......................................... 25, 26
O
offset resistance measurements ........................................ 48
offset value....................................................................... 24
P
P/F LED ........................................................................... 19
Parylene............................................................................ 19
pin locations ..................................................................... 20
power................................................................................ 23
pre-trigger points register ................................................. 43
R
register address................................................................. 28
register address example .................................................. 36
register offset.............................................................. 28, 36
registers ...................................................................... 27, 37
reset, sys fail control, interrupt levels register.................. 37
result data bit.................................................................... 45
results register .................................................................. 45
S
sample interval bit ............................................................ 42
sample points register....................................................... 43
sample rate ....................................................................... 42
sample rate register........................................................... 42
self test command............................................................. 49
size of pre-trigger data bit ................................................ 43
specifications.................................................................... 21
general......................................................................... 21
SVM2608-V01 option...................................................... 17
specifications .............................................................. 22
system fail control bit....................................................... 37
T
thirty kilohertz LPF control bit......................................... 41
timeout control bit ............................................................ 40
timeout counter setting bit................................................ 44
timeout register................................................................. 43
timeout select bit .............................................................. 43
trigger delay bit ................................................................ 43
trigger delay register......................................................... 43
trigger level register ......................................................... 42
trigger level threshold setting bit...................................... 42
trigger source control bit .................................................. 42
U
user settings measurement................................................ 48
V
VMEbus ........................................................................... 27
W
waveform capture size info bit ......................................... 43
WEEE ................................................................................ 7