Rainbow Electronics ATmega64L - Manual (Page 230)

230
ATmega16(L)
2466B–09/01
Table 91. Boundary-scan Signals for the ADC
Signal
Name Direction as Seen
from the ADC
Description
Recommended
Input when not
in Use Output Values when Recommended
Inputs are used, and CPU is not
Using the ADC
COMP Output Comparator Output 0 0
ACLK Input Clock signal to gain stages
implemented as Switch-Cap filters 0 0
ACTEN Input Enable path from gain stages to
the comparator 0 0
ADHSM Input Increases speed of comparator at
the sacrifice of higher power
consumption 0 0
ADCBGEN Input Enable Band-gap reference as
negative input to comparator 0 0
ADCEN Input Power-On signal to the ADC 0 0
AMPEN Input Power-On signal to the gain
stages 0 0
DAC_9 Input Bit 9 of digital value to DAC 1 1
DAC_8 Input Bit 8 of digital value to DAC 0 0
DAC_7 Input Bit 7 of digital value to DAC 0 0
DAC_6 Input Bit 6 of digital value to DAC 0 0
DAC_5 Input Bit 5 of digital value to DAC 0 0
DAC_4 Input Bit 4 of digital value to DAC 0 0
DAC_3 Input Bit 3 of digital value to DAC 0 0
DAC_2 Input Bit 2 of digital value to DAC 0 0
DAC_1 Input Bit 1 of digital value to DAC 0 0
DAC_0 Input Bit 0 of digital value to DAC 0 0
EXTCH Input Connect ADC channels 0-3 to by-
pass path around gain stages 1 1
G10 Input Enable 10x gain 0 0
G20 Input Enable 20x gain 0 0
GNDEN Input Ground the negative input to
comparator when true 0 0
HOLD Input Sample&Hold signal. Sample
analog signal when low. Hold
signal when high. If gain stages
are used, this signal must go
active when ACLK is high. 1 1
IREFEN Input Enables Band-Gap reference as
AREF signal to DAC 0 0
MUXEN_7 Input Input Mux bit 7 0 0
MUXEN_6 Input Input Mux bit 6 0 0