Cirrus Logic CS42418 - Manual (Page 38)

38 DS603F2
CS42418
For applications where the output of the PLL is required to be low jitter, use a separate, low-noise analog
+5 V supply for VA, decoupled to AGND. In addition, a separate region of analog ground plane around the
FILT+, VQ, LPFLT, REFGND, AGND, and VA pins is recommended.
Extensive use of power and ground planes, ground plane fill in unused areas and surface mount decoupling
capacitors are recommended. Decoupling capacitors should be as near to the pins of the CS42418 as pos-
sible. The low value ceramic capacitor should be the nearest to the pin and should be mounted on the same
side of the board as the CS42418 to minimize inductance effects. All signals, especially clocks, should be
kept away from the FILT+, VQ and LPFLT pins in order to avoid unwanted coupling into the modulators and
PLL. The FILT+ and VQ decoupling capacitors, particularly the 0.1 µF, must be positioned to minimize the
electrical path from FILT+ and REFGND. The CDB42428 evaluation board demonstrates the optimum lay-
out and power supply arrangements.