Using the high voltage, Bcm bus converter 6123 evaluation board, Hv bcm 6123 – Vicor VI Chip High Voltage BCM Bus Converter 6123 Evaluation Board User Manual
Page 3: Using the high voltage bcm, Bus converter 6123 evaluation board, Figure 1. eval board schematic, Tm en vau x
UG:015
vicorpower.com
Applications Engineering: 800 927.9474
Page 3
Using the High Voltage BCM
®
Bus Converter 6123 Evaluation Board
+V
IN
-V
IN
H1
00
H10
1
TP
10
0
TP
10
1
J1
05
+V
IN
J1
06
-V
IN
30276
FU
SE
5A
400V
DC
F100
BCM380P475
T1
K2
A3
0
DA
CL
+I
N
-I
N
+OUT
-O
UT
AD
HV BCM 6123
PS10
0
6123
+V
OUT
H105
TP
10
6
TP
10
7
J107
+V
OU
T
J1
08
-V
OU
T
Pi
n
2
Pi
n
3
Pi
n
1
TM
EN
VAU
X
i
SECOND
AR
Y
i
SECOND
AR
Y
i
PR
IM
AR
Y
i
PR
IM
AR
Y
-VOU
T
H1
06
4014
5
GN
D
HS
BO
M,
HE
AT
SI
NK
, PUSH
PI
N,
LF
6123, 11
MM
-V
IN
0603 14695-7500
750
R
107
SIG
NAL
CONNECTOR
S
40
058
08
05
D1
01
LE
D
SM
L-
211U
TT
86
Pi
n
3
BCM ON
/O
FF
CO
NT
RO
L
2 1
3
37
78
3
J1
00
CO
NN
3
PO
S
WI
RE
TO
BO
AR
D
SM
D
Pi
n
2
Pi
n
3
Pi
n
1
TP
105
TP
10
3
0603 14695-00R
0
0
R
106
0603 14695-00R
0
0
R
105
0603 14695-00R
0
0
R
104
TP
104
VA
UX
EN
TM
35
91
9
2
3
1
SW
10
0
SW
TOGG
LE
SPD
T
1
POS
SM
D
40165-27
5
2.7
C104 CA
P_
AL
EL
38830-474
2220
0.
47
C
100
3329
2
J1
04
-V
IN
12
06
03
20
3-
3R
65
3.
65
R1
00
NP
D1
00
NP
R103
13
14
15
16
17
18
19
20
Po
we
r
Pi
ns
39571
J1
03
B
C
ONN
8+12
POS
RI
GH
T
AN
GL
E
TE
RM
IN
AL
TH
+V
OU
T-
VO
UT
+V
IN
-V
IN
LED
IN
DI
CATO
R
PO
WE
R
C
ONNECTOR
TO
MAI
N
B
OAR
D
HSGND
38
83
0-
47
4
22
20
0.
47
C1
09
38
830-
47
4
22
20
0.
47
C
110
38
830-
47
4
22
20
0.
47
C111
38830-47
4
0.47 2220
C112
+V
IN
_E
MI
+VIN_EMI
-VIN
+VOUT_EMI
-VOUT
EM
I
GN
D
/ P
CB
BO
TTO
M
HE
ATSINK
2512 34727-00R0
0
R1
02
Pl
at
ed
large
Vi
a bo
th
en
ds
of
resi
st
or
allo
wi
ng
th
e
us
e
of
a curr
en
t pr
ob
e.
25
12
34
72
7-
00
R0
0
R111
+V
OU
T
-V
OUT
25
185-
10
5
1206
1u
F
C105
38830-47
4
2220 0.47
C101
38
83
0-
47
4
22
20
0.
47
C1
02
38830-474 2220 0.47
C
103
2 1
3
37783
J101
CO
NN
3
PO
S
WI
RE
TO
BO
AR
D SM
D
13
14
15
16
17
18
19
20
Po
we
r
Pi
ns
39571
J1
02
B
CO
NN
8+12
PO
S
RI
GH
T
AN
GL
E
T
ERM
IN
AL
TH
33
336-
2R
2
L1
00
IN
D
2.
2u
H
20
%
14
A
20
10
21
57
1-
0R
00
0
R1
01
06
03
15
462-
10
01
1K
R112
29
40
0-
10
3
06
03
0.
01uF
C1
13
-VIN
25
18
5-
10
5
1206
1u
F
C106
25
18
5-
10
5
1206
1u
F
C107
25
18
5-
10
5
1206
1u
F
C108
25
12
34
72
7-
00
R0
0
R110
+VOUT_
EM
I
+V
IN
-V
IN
J10
9
EM
I GN
D
/ PCB
B
OTTOM
HE
AT
SI
NK
H102
H104
H103
FI
D0
1
FID0
2
Pl
at
ed
lar
ge Vi
a
bo
th
en
ds
of
re
si
st
or
al
lowi
ng
th
e
us
e
of
a
cu
rr
en
t pr
ob
e.
Figure 1.
Eval Board Schematic