Cypress CY7C1380C - Manual (Page 9)

CY7C1380C
CY7C1382C
Document #: 38-05237 Rev. *D Page 9 of 36
CY7C1382C:Pin Definitions
Name TQFP BGA fBGA I/O Description
A
0
, A
1
, A 37,36,32,
33,34,35,
42,43,44,
45,46,47,
48,49,50,
80,81,82,
99,100
P4,N4,
A2,B2,
C2,R2,
T2,A3,
B3,C3,
T3,A5,
B5,C5,
T5,A6,
B6,C6,
R6,T6
R6,P6,A2,
A10,A11,
B2,B10,P3,P4,
N6,P8,P9,
P10,P11,
R3,R4,R8,R9,
R10,
R11
Input-
Synchronous
Address Inputs used to select one of the 512K
address locations. Sampled at the rising edge of
the CLK if ADSP or ADSC is active LOW, and CE
1
,
CE
2
, and CE
3
are sampled active. A1: A0 are fed
to the two-bit counter..
BW
A,
BW
B
93,94 G3,L5 B5,A4 Input-
Synchronous
Byte Write Select Inputs, active LOW. Qualified
with BWE to conduct byte writes to the SRAM.
Sampled on the rising edge of CLK.
GW 88 H4 B7 Input-
Synchronous
Global Write Enable Input, active LOW. When
asserted LOW on the rising edge of CLK, a global
write is conducted (ALL bytes are written,
regardless of the values on BW
X
and BWE).
BWE
87 M4 A7 Input-
Synchronous
Byte Write Enable Input, active LOW. Sampled
on the rising edge of CLK. This signal must be
asserted LOW to conduct a byte write.
CLK 89 K4 B6 Input-
Clock
Clock Input. Used to capture all synchronous
inputs to the device. Also used to increment the
burst counter when ADV is asserted LOW, during a
burst operation.
CE
1
98 E4 A3 Input-
Synchronous
Chip Enable 1 Input, active LOW. Sampled on the
rising edge of CLK. Used in conjunction with CE
2
and CE
3
to select/deselect the device. ADSP is
ignored if CE
1
is HIGH.
CE
2
[2]
97 - B3 Input-
Synchronous
Chip Enable 2 Input, active HIGH. Sampled on
the rising edge of CLK. Used in conjunction with
CE
1
and CE
3
to select/deselect the device.
CE
3
[2] 92 - A6 Input-
Synchronous
Chip Enable 3 Input, active LOW. Sampled on the
rising edge of CLK. Used in conjunction with CE
1
and CE
2
to select/deselect the device. Not available
for AJ package version.Not connected for BGA.
Where referenced, CE
3
is assumed active
throughout this document for BGA.
OE
86 F4 B8 Input-
Asynchronous
Output Enable, asynchronous input, active
LOW. Controls the direction of the I/O pins. When
LOW, the I/O pins behave as outputs. When
deasserted HIGH, I/O pins are tri-stated, and act as
input data pins. OE is masked during the first clock
of a read cycle when emerging from a deselected
state.
ADV
83 G4 A9 Input-
Synchronous
Advance Input signal, sampled on the rising
edge of CLK, active LOW. When asserted, it
automatically increments the address in a burst
cycle.
[+] Feedback