Messages – Teac D-07x User Manual

Page 21

Advertising
background image

21

En

gl

is

h

Messages

“- - -” appears on the right side of the display.

An incompatible signal is input.
Do not input signals other than PCM and DSD.
Check digital device connections.

XLR, RCA1, RCA2, OPT or USB flashes.

The unit cannot detect a digital signal. Press the INPUT button to
select a connector to which a digital device is connected.
Turn on the connected device. Confirm the settings of the con-
nected device.

PLL LCKING

The internal PLL circuit (PLL2) is locked.

PLL UNLCK!

The internal PLL circuit cannot lock the input digital signal. Check
the connection with the digital device being input. If the fre-
quency precision of the input signal exceeds the range that this
unit can lock, the internal PLL circuit (PLL2) will not be able to lock,
so set the clock (CLK) to PLL1. (See page 15 for details.)

NO WORD!

No word clock signal is being input. Check the connection with the
external master clock generator and its power and output status.
When not using word clock, set the clock (CLK) to PLL1 or PLL2.
(See page 15 for details.)

WRD ERROR!

The clock frequency of the input source does not match word
clock frequency.
Select 44.1, 88.2, 100 or 176.4 kHz or 10 MHz during Super Audio CD
playback. You should also confirm that clock sync is occurring cor-
rectly with the source device.
Set the clock (CLK) to “PLL1” or “PLL2” when connected to a device
that does not have a clock sync function.
To synchronize with a master clock, select DMCK. (See page 15 for
details.)

WRD LCKING

Indicates that the input word clock signal is being locked.

WRD UNLCK!

Indicates that the device cannot lock to the input word clock signal.
Confirm the frequency setting of the connected clock generator.

NO MCK!

No master clock signal is being input.

MCK ERROR!

The input audio signal and the 22.5792MHz or 24.576MHz input
clock are not locked.
The frequency of the input source is not locked with the input
master clock.
Confirm that the input source supports master clock output. (See
page 16 for details.)

MCK UNLCK!

Cannot lock to the master clock input.
Check the frequency setting of the connected clock generator. (See
page 15 for details.)

Advertising