About the cic ip core, Altera dsp ip core features, Cic ip core features – Altera CIC MegaCore Function User Manual

Page 3: About the cic ip core -1, Altera dsp ip core features -1, Cic ip core features -1

Advertising
background image

About The CIC IP Core

1

2014.12.15

UG-CIC

Subscribe

Send Feedback

The Altera

®

CIC IP core implements a cascaded integrator-comb (CIC) filter with data ports that are

compatible with the Avalon

®

Streaming (Avalon-ST) interface. CIC filters (also known as Hogenauer

filters) are computationally efficient for extracting baseband signals from narrow-band sources using

decimation. They also construct narrow-band signals from processed baseband signals using

interpolation.
CIC filters use only adders and registers; they require no multipliers to handle large rate changes.

Therefore, CIC is a suitable and economical filter architecture for hardware implementation, and is widely

used in sample rate conversion designs such as digital down converters (DDC) and digital up converters

(DUC).

Altera DSP IP Core Features

• Avalon Streaming (Avalon-ST) interfaces

• DSP Builder ready

• Testbenches to verify the IP core

• IP functional simulation models for use in Altera-supported VHDL and Verilog HDL simulators

CIC IP Core Features

• Interpolation and decimation filters with variable rate change factors (2 to 32,000), a configurable

number of stages (1 to 12), and two differential delay options (1 or 2).

• Single clock domain with selectable number of interfaces and a maximum of 1,024 channels.

• Selectable data storage options with an option to use pipelined integrators.

• Configurable input data width (1 to 32 bits) and output data width (1 to full resolution data width).

• Selectable output rounding modes (truncation, convergent rounding, rounding up, or saturation) and

Hogenauer pruning support.

• Optimization for speed by specifying the number of pipeline stages used by each integrator.

• Compensation filter coefficients generation.

• IP functional simulation models for use in Altera-supported VHDL and Verilog HDL simulators.

• DSP Builder ready.

©

2015 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, ENPIRION, MAX, MEGACORE, NIOS, QUARTUS and STRATIX words and logos are

trademarks of Altera Corporation and registered in the U.S. Patent and Trademark Office and in other countries. All other words and logos identified as

trademarks or service marks are the property of their respective holders as described at

www.altera.com/common/legal.html

. Altera warrants performance

of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any

products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information,

product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device

specifications before relying on any published information and before placing orders for products or services.

ISO

9001:2008

Registered

www.altera.com

101 Innovation Drive, San Jose, CA 95134

Advertising