Configuring the cyclone ii device, Serial flash configuration, Configuration via user-programmable flash memory – Altera PCI Development Kit, Cyclone II Edition Getting Started User Manual

Page 25: Configuration via factory-programmed design, Jtag configuration, Configuring the cyclone ii device –15

Advertising
background image

Altera Corporation

Core Version a.b.c variable

2–15

May 2005

PCI Development Kit, Cyclone II Edition Getting Started User Guide

Getting Started

Configuring the
Cyclone II
Device

The on-board Cyclone II device can be configured in one of two ways:

Serial flash configuration

JTAG configuration

Serial Flash Configuration

The Cyclone II FPGAs use SRAM cells to store configuration data.
Because SRAM memory is volatile, configuration data must be
downloaded to the Cyclone FPGAs each time power is applied to the
board.

The board has a non-volatile configuration scheme that automatically
configures the Cyclone II device with either a user-programmable or
factory-programmed default design. A switch (J3) is used to select either
the user-programmable or the factory-programmed EPCS64 device.

If the switch (J3) is not in the Down position (toward the back of
the board), you will erase the factory-programmed default
design. Refer to

“Restoring the Factory-Programmed Design”

on page 2–18

.

Configuration via User-Programmable Flash Memory

Upon power-up, the configuration circuit (comprised of the selected
EPCS64 device) configures the Cyclone II device. If the switch (J3) is set
for user configuration (Down position), the circuit attempts to load the
user design. If the load is not successful, the CONF_DONE LED (D10)
does not illuminate and the Cyclone II device is not configured. If the
load is successful, the CONF_DONE LED illuminates.

Configuration via Factory-Programmed Design

Assuming the board is installed in a PCI slot, when the factory-
programmed design is loaded into the Cyclone II device, the user LEDs
blink and the CONF_DONE LED illuminates. To select the factory
default design, set the switch (J3) to the Up position.

JTAG Configuration

The Cyclone II device can be configured after power is applied to the
board. The JTAG interface permits the Quartus II software to load the
Cyclone II device with a user design through the Altera USB-Blaster
download cable. The user design remains in the Cyclone II device until
power is removed from the board.

Advertising