Viper address map – Eurotech Appliances VIPER / VIPER-LITE PXA255 User Manual

Page 19

Advertising
background image

VIPER Technical Manual

Detailed hardware description

© 2007 Eurotech Ltd Issue E

19

VIPER address map

PXA255

chip select Physical address

Bus/register

width Description

-

0xA4000000 – 0xFFFFFFFF

-

Reserved

SDCS0 0xA0000000 – 0xA3FFFFFC

32-bit

SDRAM, IC2&3

-

0x4C000000 – 0x9FFFFFFF

-

Reserved

NA

0x48000000 – 0x4BFFFFFF

32-bit

Memory Control Registers

1

NA

0x44000000 – 0x47FFFFFF

32-bit

LCD Control Registers

1

NA

0x40000000 – 0x43FFFFFF

32-bit

PXA255 Peripherals

1

-

0x3C200400 – 0x3FFFFFFF

-

Reserved

NA

0x3C000000 – 0x3C1FFFFF

8/16-bit

PC/104 Memory Space

-

0x30000400 – 0x3BFFFFFF

-

Reserved

NA

0x30000000 – 0x300003FF

8/16-bit

PC/104 I/O Space

NA

0x20000000 – 0x2FFFFFFF

32-bit

CompactFLASH, PL5

-

0x14880000 – 0x1FFFFFFF

-

Reserved

CS5

0x14800000 – 0x1487FFFF

16-bit

SRAM (see page

273H

28

)

-

0x14500002 – 0x47FFFFFF

-

Reserved

CS5

0x14500000 – 0x14500001

16-bit

General purpose I/O (see page

274H

57

)

-

0x14300020 – 0x144FFFFF

-

Reserved

CS5

0x14300010 – 0x1430001F

16-bit

COM4 (see page

275H

65

)

CS5

0x14300000 – 0x1430000F

16-bit

COM5 (see page

276H

65

)

-

0x14100006 – 0x142FFFFF

-

Reserved

CS5

0x14100004 – 0x14100005

16-bit

PC104I2 Register (see page

277H

31

)

CS5

0x14100002 – 0x14100003

16-bit

ICR Register (see page

278H

31

)

CS5

0x14100000 – 0x14100001

16-bit

PC104I1 Register (see page

279H

31

)

-

0x10000004 – 0x140FFFFF

-

Reserved

CS4

0x10000000 – 0x100007FF

32-bit

Ethernet Data port

-

0x0C000004 – 0x0FFFFFFF

-

Reserved

CS3

0x0C000000 – 0x0C000002

16-bit

USB Host Controller

-

0x08000310 – 0x0BFFFFFF

-

Reserved

CS2

0x08000300 – 0x0800030E

16-bit

Ethernet I/O Space

-

0x06000000 – 0x080002FF

-

Reserved

CS1

0x04000000 – 0x05FFFFFE

16-bit

FLASH Memory / Silicon Disk

-

0x00100000 – 0x03FFFFFF

-

Reserved

CS0

0x00000000 – 0x000FFFFE

16-bit

Bootloader FLASH

1

Details of the internal registers are in the Intel Developer Manual on the Development Kit CD.

VL

VL

VL

VL

VL

VL

VL

VL

VL

Advertising