1 restrictions on axi transfers, 2 strongly ordered and device transactions, Table 9-4 – ARM Cortex R4F User Manual
Page 241: Non-cacheable ldrb -8
Advertising
This manual is related to the following products: