Processor signal descriptions, Appendix a, Appendix a processor signal descriptions – ARM Cortex R4F User Manual

Page 414

Advertising
background image

ARM DDI 0363E

Copyright © 2009 ARM Limited. All rights reserved.

A-1

ID013010

Non-Confidential, Unrestricted Access

Appendix A
Processor Signal Descriptions

This appendix describes the processor signals. It contains the following sections:
•

About the processor signal descriptions on page A-2

•

Global signals on page A-3

•

Configuration signals on page A-4

•

Interrupt signals, including VIC interface signals on page A-7

•

L2 interface signals on page A-8

•

TCM interface signals on page A-13

•

Dual core interface signals on page A-16

•

Debug interface signals on page A-17

•

ETM interface signals on page A-19

•

Test signals on page A-20

•

MBIST signals on page A-21

•

Validation signals on page A-22

•

FPU signals on page A-23.

Advertising
This manual is related to the following products: