1 board configuration tab, Figure 4. board configuration tab, Cdb42l56 – Cirrus Logic CDB42L56 User Manual

Page 12

Advertising
background image

12

DS851DB1

CDB42L56

4.1

Board Configuration Tab

The “Board Configuration” tab provides high-level control of signal routing on the CDB42L56. The controls
in this tab are used to setup the CS8416, CS8406, Tx SRC, Rx SRC and the FPGA routing and are divided
into separate control groups for each of these individual devices. A description of each control group is out-
lined below. This tab also includes a drop down menu with a list of quick-setup configurations. Selecting a
quick-setup from the drop down box, the software loads a predefined configuration for the different devices
on the board.

Section 3 on page 9

provides details on some quick-setup configurations.

FPGA Routing - Includes controls to setup the FPGA for using the S/PDIF or the PSIA test interface and for
setting up clock and signal routing for CS42L56 in master/slave mode. This group also has controls for se-
lecting SCLK and LRCK frequencies, perform divide operations on the oscillator.

CS8416 S/PDIF Receiver Control - Controls for the CS8416.

CS8406 S/PDIF Transmitter Control - Controls for the CS8406.

CS8421 SRC Control - Controls for the receive and transmit SRCs. To configure, select the desired SRC
from the drop down menu and then click the update button.

Update - Reads all registers in the FPGA, CS42L56, CS8416, CS8406 and CS8421 and shows the current
values in the GUI.

Reset - Resets FPGA to default routing configuration.

Figure 4. Board Configuration Tab

Advertising