Cs5460a – Cirrus Logic CS5460A User Manual
Page 3
CS5460A
DS487F5
3
3.8.7.4 DC Gain Calibration Sequence ......................................................... 31
3.9 Phase Compensation ...................................................................................................... 31
3.10 Time-Base Calibration Register ..................................................................................... 32
3.11 Power Offset Register ................................................................................................... 32
3.12 Input Protection - Current Limit ...................................................................................... 32
3.13 Input Filtering ................................................................................................................. 34
3.14 Protection Against High-voltage and/or High-current Surges ........................................ 37
3.15 Improving RFI Immunity ................................................................................................ 38
3.16 PCB Layout ................................................................................................................... 38
4.1 Commands (Write Only) .................................................................................................. 39
4.2 Serial Port Interface ......................................................................................................... 42
4.3 Serial Read and Write ..................................................................................................... 42
4.4 System Initialization ......................................................................................................... 42
4.5 Serial Port Initialization .................................................................................................... 43
4.6 CS5460A Power States ................................................................................................... 43
5.1 Configuration Register ...................................................................................................... 44
5.2 Current Channel DC Offset Register and Voltage Channel DC Offset Register .............. 46
5.3 Current Channel Gain Register and Voltage Channel Gain Register............................... 46
5.4 Cycle Count Register........................................................................................................ 46
5.5 Pulse-Rate Register ......................................................................................................... 47
5.6 I,V,P,E Signed Output Register Results ........................................................................... 47
5.7 IRMS, VRMS Unsigned Output Register Results ............................................................. 47
5.8 Timebase Calibration Register ......................................................................................... 47
5.9 Power Offset Register ...................................................................................................... 48
5.10 Current Channel AC Offset Register and Voltage Channel AC Offset Register............. 48
5.11 Status Register and Mask Register ................................................................................ 48
5.12 Control Register.............................................................................................................. 50
6. PIN DESCRIPTIONS .............................................................................................................. 51
7. PACKAGE DIMENSIONS ...................................................................................................... 53
8. ORDERING INFORMATION ................................................................................................. 54
9. ENVIRONMENTAL, MANUFACTURING, & HANDLING INFORMATION ............................ 54
10. REVISION HISTORY ............................................................................................................. 54